## A Complexity Theory for VLSI

1980-08-01T00:00:00Z (GMT)
<p>The established methodologies for studying computational complexity can be applied to the new problems posed by very large-scale integrated (VLSI) circuits. This thesis develops a ''VLSI model of computation'' and derives upper and lower bounds on the silicon area and time required to solve the problems of sorting and discrete Fourier transformation. In particular, the area <em>A</em> and time <em>T</em> taken by any VLSI chip using any algorithm to perform an <em>N</em>-point Fourier transform must satisfy <em>AT</em><sup>2</sup> ≥ <em>c N</em><sup>2 </sup><em>log</em><sup>2 </sup><em>N</em>, for some fixed <em>c </em>> 0. A more general result for both sorting and Fourier transformation is that <em>AT</em><sup>2<em>x</em></sup> = Ω(<em>N</em><sup>1 + x </sup><em>log</em><sup>2<em>x </em></sup>N) for any <em>x</em> in the range 0 < <em>x</em> < 1. Also, the energy dissipated by a VLSI chip during the solution of either of these problems is at least Ω(<em>N</em><sup>3/2 </sup>log <em>N</em>). The tightness of these bounds is demonstrated by the existence of nearly optimal circuits for both sorting and Fourier transformation. The circuits based on the shuffle-exchange interconnection pattern are fast but large: <em>T</em> = <em>O</em>(<em>log</em><sup>2 </sup><em>N</em>) for Fourier transformation, <em>T</em> = <em>O</em>(<em>log</em><sup>3 </sup><em>N</em>) for sorting; both have area <em>A</em> of at most <em>O</em>(<em>N</em><sup>2</sup> / <em>log</em><sup>1/2 </sup><em>N</em>). The circuits based on the mesh interconnection pattern are slow but small: <em>T</em> = <em>O</em>(<em>N</em><sup>1/2 </sup><em>loglog</em> <em>N</em>), <em>A</em> = <em>O</em>(<em>N log</em><sup>2</sup> <em>N</em>).</p>