CMOS Circuit Verification with Symbolic Switch-Level Timing Simulation

2001-01-01T00:00:00Z (GMT) by Clayton B. McDonald Randal Bryant
Institute for Software Research