Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators

1980-01-01T00:00:00Z (GMT) by Alok Jain Randal E. Bryant
In this paper, we present a framework for performing switch-level simulation on hardware accelerators.