Efficient Place and Route for Pipeline Reconfigurable Architectures
journal contributionposted on 01.01.1984 by Srihari Cadambi, Seth C. Goldstein
Any type of content formally published in an academic journal, usually following a peer-review process.
In this paper, we present a fast and efficient compilation methodology for pipeline reconfigurable architectures. Our compiler back-end is much faster than conventional CAD tools, and fairly efficient. We represent pipeline reconfigurable architectures by a generalized VLIW-like model. The complex architectural constraints are effectively expressed in terms of a single graph parameter: the routing path length (RPL). Compiling to our model using RPL, we demonstrate fast compilation times and show speedups of between 10x and 200x on a pipeline reconfigurable architecture when compared to an UltraSparc-II