File(s) stored somewhere else
Please note: Linked content is NOT stored on Carnegie Mellon University and we can't guarantee its availability, quality, security or accept any liability.
Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Predication
Any type of content formally published in an academic journal, usually following a peer-review process.
We extend the Burch and Dill flushing technique  for formal verification of microprocessors to be applicable to designs where the functional units and memories have multicycle and possibly arbitrary latency. We also show ways to incorporate exceptions and branch prediction by exploiting the properties of the logic of Positive Equality with Uninterpreted Functions . We study the modeling of the above features in different versions of dualissue superscalar processors.