Carnegie Mellon University
Browse

Automatic Verification of Asynchronous Circuits Using Temporal Logic

Download (485.62 kB)
journal contribution
posted on 2009-12-01, 00:00 authored by David L Dill, Edmund M Clarke
We present a method for automatically verifying asynchronous sequential circuits using temporal logic specifications.

History

Date

2009-12-01

Usage metrics

    Categories

    Keywords

    computer sciencesInformation and Computing Sciences not elsewhere classified

    Licence

    In Copyright

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC