Carnegie Mellon University
Browse

Automatic verification of asynchronous circuits using temporal logic

Download (864.39 kB)
journal contribution
posted on 2013-02-01, 00:00 authored by David L. Dill, E. M. Clarke
Computer Science Department

History

Publisher Statement

© ACM, 2013. This is the author's version of the work. It is posted here by permission of ACM for your personal use. Not for redistribution. The definitive version was published at http://doi.acm.org/10.1145/2422436.2422449

Date

2013-02-01

Usage metrics

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC