file.pdf (1.04 MB)
Automatic verification of sequential circuits using temporal logic
journal contributionposted on 2006-01-01, 00:00 authored by M Browne, E. M. Clarke, D Dill, B Mishra
Computer Science Department
Publisher StatementPermission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for proﬁt or commercial advantage and that copies bear this notice and the full citation on the ﬁrst page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior speciﬁc permission and/or a fee.