Carnegie Mellon University
Browse

Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exceptions, and Branch Predication

journal contribution
posted on 2000-01-01, 00:00 authored by Miroslav N. Velev, Randal BryantRandal Bryant

We extend the Burch and Dill flushing technique [6] for formal verification of microprocessors to be applicable to designs where the functional units and memories have multicycle and possibly arbitrary latency. We also show ways to incorporate exceptions and branch prediction by exploiting the properties of the logic of Positive Equality with Uninterpreted Functions [4][5]. We study the modeling of the above features in different versions of dualissue superscalar processors.

History

Publisher Statement

All Rights Reserved

Date

2000-01-01

Usage metrics

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC