file.pdf (3.4 MB)
Download file

Smart Memory Synthesis for Energy-Efficient Computed Tomography Reconstruction

Download (3.4 MB)
journal contribution
posted on 01.06.2012, 00:00 by Qiuling Zhu, Larry Pileggi, Franz Franchetti

As nanoscale lithography challenges mandate greater pattern regularity and commonality for logic and memory circuits, new opportunities are created to affordably synthesize more powerful smart memory blocks for specific applications. Leveraging the ability to embed logic inside the memory block boundary, this paper demonstrates the synthesis of smart memory architectures that exploits the inherent memory address patterns of the back projection algorithm to enable efficient image reconstruction at minimum hardware overhead. An end-to-end design framework in sub-20nm CMOS technologies was constructed for the physical synthesis of smart memories and exploration of the huge design space. The experimental results show that customizing memory for the computerized tomography parallel back projection can achieve more than 30% area and power savings with marginal sacrifice of image accuracy.


Publisher Statement

Copyright 2012 SRC