Carnegie Mellon University

File(s) stored somewhere else

Please note: Linked content is NOT stored on Carnegie Mellon University and we can't guarantee its availability, quality, security or accept any liability.

Symbolic Functional and Timing Verification of Transistor-Level Circuits

journal contribution
posted on 1999-01-01, 00:00 authored by Clayton B. McDonald, Randal BryantRandal Bryant

We introduce a new method of verifying the timing of custom CMOS circuits. Due to the exponential number of patterns required, traditional simulation methods are unable to exhaustively verify a medium-sized modern logic block. Static analysis can handle much larger circuits but is not robust with respect to variations from standard circuit structures. Our approach applies symbolic simulation to analyze a circuit over all input combinations without these limitations. We present a prototype simulator (Sir-Sim) and experimental results. We also discuss using SirSim to verify an industrial design which previously required a specialpurpose verification methodology.


Publisher Statement

All Rights Reserved



Usage metrics