Carnegie Mellon University
file.pdf (127.15 kB)

Verification of Synchronous Circuits by Symbolic Logic Simulation

Download (127.15 kB)
journal contribution
posted on 2015-01-01, 00:00 authored by Randal E. Bryant
A logic simulator can prove the correctness of a digital circuit when it can be shown that only circuits implementing the system specification will produce a particular response to a sequence of simulation commands. By simulating a circuit symbolically, verification can avoid the combinatorial explosion that would normally occur when evaluating circuit operation over many combinations of input and initial state. In this paper, we describe our methodology for verifying synchronous circuits using the stack circuit of Mead and Conway as an illustrative example.




Usage metrics