Carnegie Mellon University
Browse

Verifying a Static RAM Design by Logic Simulation

Download (186.06 kB)
journal contribution
posted on 2002-09-01, 00:00 authored by Randal E. Bryant
A logic simulator can prove the directness of a digital circuit if it can be shown that only circuits implementing the system specification will produce a particular response to a sequence of simulation commands.

History

Date

2002-09-01

Usage metrics

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC